3D interconnect technology based on low temperature copper nanoparticle sintering
Boyao Zhang (TU Delft - Electrical Engineering, Mathematics and Computer Science)
Yorick Carisey (TU Delft - Electrical Engineering, Mathematics and Computer Science)
A. Damian
Rene Poelma (TU Delft - Electrical Engineering, Mathematics and Computer Science)
Guo Qi Zhang (TU Delft - Electrical Engineering, Mathematics and Computer Science)
Henk van Zeijl (TU Delft - Electrical Engineering, Mathematics and Computer Science)
More Info
expand_more
Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.
Abstract
We explore a methodology for patterned copper nanoparticle paste for 3D interconnect applications in wafer to wafer (W2W) bonding. A novel fine pitch thermal compression bonding process (sintering) with coated copper nanoparticle paste was developed. Most of the particle size is between 10-30 nm. Lithographically defined stencil printing using photoresist and lift-off was used to apply and pattern the paste. Variations in sintering process parameters, such as: pressure, geometry and ambient atmosphere, were studied. Compared to Sn-Ag-Cu (SAC) microsolder bumps, we achieved better interconnect resistivity after sintering at 260 °C for 10 min, in a 700 mBar hydrogen forming gas (H2/N2) environment. The electrical resistivity was 7.84 ± 1.45 μΩ·cm, which is about 4.6 times that of bulk copper. In addition, metallic nanoparticle interconnect porosity can influence the electrical properties of the interconnect. Consequently, we investigated the porosity effect on conductivity using finite element simulation. A linear relationship between the equivalent conductivity and particle overlapping ratio was found.