Digital Interface Design for a Sub-Sea Data Acquisition System
Design and Verification of a High-Speed SPI Interface with Reclocking Architecture for a Subsea DAQ System
R. Ali (TU Delft - Electrical Engineering, Mathematics and Computer Science)
A.W.G. Spierings (TU Delft - Electrical Engineering, Mathematics and Computer Science)
K.A.A. Makinwa – Graduation committee member (TU Delft - Electrical Engineering, Mathematics and Computer Science)
Arthur Admiraal – Graduation committee member
F.J.P. van Mourik – Mentor (TU Delft - Electrical Engineering, Mathematics and Computer Science)
T.D. Onstein – Mentor (TU Delft - Electrical Engineering, Mathematics and Computer Science)
More Info
expand_more
Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.
Abstract
A digital interface was designed and verified for a subsea data acquisition system operating at pressures of up to 500 bar. The interface connects an FPGA outside the pressure vessel to converter electronics inside the vessel through a 16-wire bulkhead connector.
Serial communication protocols were implemented in VHDL for both a DAC and an ADC operating at 2 MSps. The wire-count constraint drove the selection of serial interfaces and the placement of a low-jitter clock source on the converter PCB to meet the 100 dB SNR system requirement.
Hardware verification confirmed correct operation across the full output range. The system was pressure-tested at 500 bar, with no measurable degradation in performance.