A VCO-based ADC for MEMS microphones

Master Thesis (2023)
Author(s)

J. Guo (TU Delft - Electrical Engineering, Mathematics and Computer Science)

Contributor(s)

Michiel A. P. Pertijs – Mentor (TU Delft - Electronic Instrumentation)

Hui Jiang – Graduation committee member (Silicon Integrated B.V.)

Dante G Muratore – Graduation committee member (TU Delft - Bio-Electronics)

Faculty
Electrical Engineering, Mathematics and Computer Science
Copyright
© 2023 Junwei Guo
More Info
expand_more
Publication Year
2023
Language
English
Copyright
© 2023 Junwei Guo
Graduation Date
25-10-2023
Awarding Institution
Delft University of Technology
Programme
['Electrical Engineering']
Faculty
Electrical Engineering, Mathematics and Computer Science
Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Abstract

MEMS microphones offer a significant scope to improve miniaturization, integration and cost of acoustic systems, poised to be the preferred microphone option for consumer electronics and medical advancements. A MEMS microphone needs a readout interface to convert the microphone’s output to a digital code for further processing, while its poor driving ability poses a challenge on the design of readout ADCs.

In this thesis, the theory and implementation of a high input impedance continuous-time sigma-delta modulator (SDM) for a MEMS microphone readout is presented. A pseudo-virtual ground feedforward structure is used to eliminate the internal feedback DAC and contribute to enhanced linearization. To meet the requirement of high input impedance, a Gm-C first integrator is employed, featuring a resistive source degeneration structure and a local Gm-boosting loop to enhance the linearity of the first stage. For the second stage, a VCO-based integrator and quantizer are employed, offering advantages including inherent multilevel quantization and intrinsic clock-level averaging (CLA). The second order SDM consumes an estimated power of 57μW, achieving an 83dB SNR and a 79dB SNDR in simulation, reflecting its efficiency in audio applications.

Files

A_VCO_based_ADC_for_MEMS_micro... (pdf)
(pdf | 3.75 Mb)
- Embargo expired in 31-01-2024
License info not available