Graphene Nanoribbon-Based Analog-to-Digital Conversion

Conference Paper (2024)
Author(s)

Pim Verton (Student TU Delft)

Shao Ku Kao Cotofana (TU Delft - Computer Engineering)

Research Group
Computer Engineering
DOI related publication
https://doi.org/10.1109/NANO61778.2024.10628546
More Info
expand_more
Publication Year
2024
Language
English
Research Group
Computer Engineering
Pages (from-to)
580-585
ISBN (electronic)
9798350386240
Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Abstract

This paper introduces a novel approach towards Analog-to-Digital Converter (ADC) implementation that combines Graphene Nanoribbon (GNR) devices capabilities to provide augmented (more complex than a switch) functionality with the fact that each output bit bi, i∈[0, n-1] of an n-bit ADC is defined as a periodic symmetric function Fi(Vin) with period Vmax/2i, of the ADC input Vin∈[0, Vmax]. As such, by making use of the Boolean function implementation methodology with two complementary GNRs, the imple-mentation of an n-bit ADC requires 2n GNR devices. To demonstrate our approach we present the implementation of a 4-bit ADC and the evolutionary algorithm that identifies the GNR topologies required for Fi(Vin), i∈[0,3] evaluation when Vin∈[0,200mV]. We demonstrate the correct functionality of our proposal by means of SPICE simulations and compare it with state-of-the-art counterparts. The comparison indicates that our approach exhibits around five orders of magnitude lower power consumption, is operating at four orders of magnitude larger sample frequency, requires nine orders of magnitude lower real estate, and, in terms of Walden's figures of merit, scores three orders of magnitude better in time per conversion step and nine in energy per conversion step. The required GNR device topologies are identified by means of an evolutionary algorithm, allowing a design space of many trillions of possible devices to be searched by evaluating the behaviour of only a few hundred thousand different topologies.

Files

Graphene_Nanoribbon-Based_Anal... (pdf)
(pdf | 0.992 Mb)
- Embargo expired in 24-02-2025
License info not available