CryoCMOS Hardware Technology

None, None; None, None; None, None; None, None; None, None; None, None; None, None; None, None; None, None

CryoCMOS Hardware Technology

A Classical Infrastructure for a Scalable Quantum Computer

Conference Paper (2016)

Author(s)

H. Homulle (TU Delft - OLD QCD/Charbon Lab)

S. Visser (Student TU Delft)

B. Patra (TU Delft - OLD QCD/Charbon Lab)

G. Ferrari (Politecnico di Milano)

E. Prati (Consiglio Nazionale delle Ricerche (CNR))

C. García Almudever (TU Delft - Computer Engineering)

K. Bertels (TU Delft - FTQC/Bertels Lab, TU Delft - Quantum & Computer Engineering)

F. Sebastiano (TU Delft - Electronic Instrumentation)

E. Charbon (TU Delft - OLD QCD/Charbon Lab, TU Delft - (OLD)Applied Quantum Architectures)

Research Group

OLD QCD/Charbon Lab

DOI related publication

https://doi.org/10.1145/2903150.2906828 Final published version

To reference this document use

https://resolver.tudelft.nl/uuid:df5d1af3-c236-443d-b25b-030098794f59

More Info

expand_more

Publication Year

2016

Language

English

Research Group

OLD QCD/Charbon Lab

Pages (from-to)

282-287

ISBN (print)

978-1-4503-4128-8

Event

ACM International Conference on Computing Frontiers, CF '16 (2016-05-16 - 2016-05-19), Como, Italy

Downloads counter

204

Abstract

We propose a classical infrastructure for a quantum computer implemented in CMOS. The peculiarity of the approach is to operate the classical CMOS circuits and systems at deep-cryogenic temperatures (cryoCMOS), so as to ensure physical proximity to the quantum bits, thus reducing thermal gradients and increasing compactness. CryoCMOS technology leverages the CMOS fabrication infrastructure and exploits the continuous effort of miniaturization that has sustained Moore's Law for over 50 years. Such approach is believed to enable the growth of the number of qubits operating in a fault-tolerant fashion, paving the way to scalable quantum computing machines.