3 records found
1
Optimizing stresses for testing DRAM cell defects using electrical simulations
Simulation based analysis of temperature effect on the faulty behaviour of embedded DRAMs
A memory specific notation for fault modeling