Fv
F.J.P. van Mourik
info
Please Note
<p>This page displays the records of the person named above and is not linked to a unique person identifier. This record may need to be merged to a profile.</p>
3 records found
1
Data acquisition system for sub-sea instrumentation
Designing and testing a high-pressure-tolerant precision data acquisition system
Bachelor thesis
(2026)
-
F. van de Langkruis, W. Tomanek, K.A.A. Makinwa, I.E. Lager, Dennis van der Born, F.J.P. van Mourik, T.D. Onstein
This report describes the design, building and testing of a high precision data acquisition system that is able to function in high pressure environments. The system uses an FPGA as its controller sending and receiving information to and from a data conversion device with the AD4630 as its ADC and the DAC8811 as its DAC. The system is tested in a pressure chamber which was pressurised up to 500 bars of pressure and the performance difference was found to be negligible. The system had to be proven to be scalable to 16 channels and these 16 channels had to fit inside a volume of 100ππ3.
...
This report describes the design, building and testing of a high precision data acquisition system that is able to function in high pressure environments. The system uses an FPGA as its controller sending and receiving information to and from a data conversion device with the AD4630 as its ADC and the DAC8811 as its DAC. The system is tested in a pressure chamber which was pressurised up to 500 bars of pressure and the performance difference was found to be negligible. The system had to be proven to be scalable to 16 channels and these 16 channels had to fit inside a volume of 100ππ3.
Data acquisition system for sub-sea instrumentation, FPGA part
Designing and testing a high-pressure-tolerant precision data acquisition system
Bachelor thesis
(2026)
-
B.P. Servaas, C.L. van den Hoonaard, K.A.A. Makinwa, I.E. Lager, D. van der Born, F.J.P. van Mourik, T.D. Onstein
This report describes the design, building and testing of a high precision data acquisition system that is able to function in high pressure environments. The system uses an FPGA as its controller sending and receiving information to and from a data conversion device with the AD4630 as its ADC and the DAC8811 as its DAC. The system is tested in a pressure chamber which was pressurised up to 500 bars of pressure and the performance difference was found to be negligible. The system had to be proven to be scalable to 16 channels and these 16 channels had to fit inside a volume of 100ππ3.
...
This report describes the design, building and testing of a high precision data acquisition system that is able to function in high pressure environments. The system uses an FPGA as its controller sending and receiving information to and from a data conversion device with the AD4630 as its ADC and the DAC8811 as its DAC. The system is tested in a pressure chamber which was pressurised up to 500 bars of pressure and the performance difference was found to be negligible. The system had to be proven to be scalable to 16 channels and these 16 channels had to fit inside a volume of 100ππ3.
Digital Interface Design for a Sub-Sea Data Acquisition System
Design and Verification of a High-Speed SPI Interface with Reclocking Architecture for a Subsea DAQ System
Bachelor thesis
(2026)
-
R. Ali, A.W.G. Spierings, K.A.A. Makinwa, Arthur Admiraal, F.J.P. van Mourik, T.D. Onstein
A digital interface was designed and verified for a subsea data acquisition system operating at pressures of up to 500 bar. The interface connects an FPGA outside the pressure vessel to converter electronics inside the vessel through a 16-wire bulkhead connector.
Serial communication protocols were implemented in VHDL for both a DAC and an ADC operating at 2 MSps. The wire-count constraint drove the selection of serial interfaces and the placement of a low-jitter clock source on the converter PCB to meet the 100 dB SNR system requirement.
Hardware verification confirmed correct operation across the full output range. The system was pressure-tested at 500 bar, with no measurable degradation in performance.
...
Serial communication protocols were implemented in VHDL for both a DAC and an ADC operating at 2 MSps. The wire-count constraint drove the selection of serial interfaces and the placement of a low-jitter clock source on the converter PCB to meet the 100 dB SNR system requirement.
Hardware verification confirmed correct operation across the full output range. The system was pressure-tested at 500 bar, with no measurable degradation in performance.
...
A digital interface was designed and verified for a subsea data acquisition system operating at pressures of up to 500 bar. The interface connects an FPGA outside the pressure vessel to converter electronics inside the vessel through a 16-wire bulkhead connector.
Serial communication protocols were implemented in VHDL for both a DAC and an ADC operating at 2 MSps. The wire-count constraint drove the selection of serial interfaces and the placement of a low-jitter clock source on the converter PCB to meet the 100 dB SNR system requirement.
Hardware verification confirmed correct operation across the full output range. The system was pressure-tested at 500 bar, with no measurable degradation in performance.
Serial communication protocols were implemented in VHDL for both a DAC and an ADC operating at 2 MSps. The wire-count constraint drove the selection of serial interfaces and the placement of a low-jitter clock source on the converter PCB to meet the 100 dB SNR system requirement.
Hardware verification confirmed correct operation across the full output range. The system was pressure-tested at 500 bar, with no measurable degradation in performance.