A Pitch-Matched Transceiver ASIC for 3D Ultrasonography with Micro-Beamforming ADCs based on Passive Boxcar Integration and a Multi-Level Datalink

Conference Paper (2023)
Authors

P. Guo (TU Delft - Bio-Electronics)

Z.Y. Chang (TU Delft - Electronic Instrumentation)

E. Noothout (TU Delft - ImPhys/Verweij group)

H.J. Vos (TU Delft - ImPhys/Verweij group, Erasmus MC)

J.G. Bosch (Erasmus MC)

N. de Jong (TU Delft - ImPhys/De Jong group, Erasmus MC)

M. Verweij (TU Delft - ImPhys/Verweij group, ImPhys/Medical Imaging, Erasmus MC)

M. Pertijs (TU Delft - Electronic Instrumentation)

Research Group
Electronic Instrumentation
Copyright
© 2023 P. Guo, Z.Y. Chang, E.C. Noothout, H.J. Vos, J. G. Bosch, N. de Jong, M.D. Verweij, M.A.P. Pertijs
More Info
expand_more
Publication Year
2023
Language
English
Copyright
© 2023 P. Guo, Z.Y. Chang, E.C. Noothout, H.J. Vos, J. G. Bosch, N. de Jong, M.D. Verweij, M.A.P. Pertijs
Research Group
Electronic Instrumentation
ISBN (electronic)
9784863488069
DOI:
https://doi.org/10.23919/VLSITechnologyandCir57934.2023.10185159
Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Abstract

This paper presents a pitch-matched transceiver ASIC integrated with a 2-D transducer array for a wearable ultrasound device for transfontanelle ultrasonography. The ASIC combines 8-fold multiplexing, 4-channel micro-beamforming (μ BF) and sub-array-level digitization to achieve a 128-fold channel-count reduction. The μ BF is based on passive boxcar integration and interfaces with a 10-bit 40 MS/s SAR ADC in the charge domain, thus obviating the need for explicit anti-alias filtering and power-hungry ADC drivers. A compact and low-power reference generator employs an area-efficient MOS capacitor as a reservoir to quickly set a reference for the ADC in the charge domain. A low-power multi-level data link concatenates outputs of four ADCs, leading to an aggregate 3.84 Gb/s data rate. Per channel, the RX circuit consumes 2.06 mW and occupies 0.05 mm2.

Files

A_Pitch_Matched_Transceiver_AS... (pdf)
(pdf | 2.27 Mb)
- Embargo expired in 29-01-2024
License info not available