A 10-to-12 GHz 5 mW Charge-Sampling PLL Achieving 50 fsec RMS Jitter,-258.9 dB FOM and-65 dBc Reference Spur

Conference paper (2020)

Authors

J. Gong OLD QCD/Charbon Lab

F. Sebastiano (OLD)Applied Quantum Architectures

E. Charbon-Iwasaki-Charbon Intel Labs, Swiss Federal Institute of Technology

M. Babaie Electronics -

Research Group

OLD QCD/Charbon Lab

DOI: https://doi.org/10.1109/RFIC49505.2020.9218380

Charge-sampling phase detector Charge-sampling PLL Divider-less frequency tracking loop Low-jitter

To reference this document use:

http://resolver.tudelft.nl/uuid:50775705-f469-4e73-a110-fee3001a0bbb

More Info

expand_more

Published Date

2020

Language

English

Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Research Group

OLD QCD/Charbon Lab

Abstract

This paper presents a charge-sampling PLL (CSPLL), that demonstrates the best reported jitter-power FOM of-258.9 dB thanks to its high phase-detection gain and to the removal of the power-hungry buffer driving the phase detector. It also achieves-65 dBc of reference spur by both minimizing the modulated capacitance seen by the VCO tank and reducing the duty cycle of the sampling clock. Without requiring any RF dividers, a 50 μW frequency tracking loop is also introduced to robustly lock the CSPLL to a 100 MHz reference. Fabricated in 40-nm CMOS, the 0.13 mm2 CSPLL achieves an RMS jitter of 50 fsec at 11.4 GHz while consuming 5 mW.

Files

Jiang_RFIC2020.pdf

(.pdf | 1.36 Mb)

09218380.pdf

(.pdf | 1.42 Mb)

Download not available