M. Babaie
Please Note
112 records found
1
This work presents a cryo-CMOS smart temperature sensor operating from room temperature down to 5 K. By adopting sensing elements (CMOS bulk diodes, pMOS/DTMOS in weak inversion) that circumvent the poor cryogenic performance of Si BJTs, a robust switched-capacitor second-order sigma–delta readout and cryogenic-aware design techniques, the sensor achieves a maximum error of ±0.73 K (four samples and two-point trim), a resolution below 0.05 K for a 102.4-ms readout duration, and a power consumption of 15.5 µW 93.5 µW) at 5 K (296 K).
Superconducting nanowire single-photon detectors (SNSPDs) have emerged as leading cryogenic photon detectors, thanks to their high detection efficiency and low jitter. However, their large-scale integration remains limited by the wiring bottleneck between the cryogenic detectors and their room-temperature readout electronics. In applications such as color-center-based quantum computers (QCs), thousands of detectors may need to operate in parallel within a limited cryogenic cooling budget, thus asking for a scalable, low-power cryogenic electronic readout. To address these needs, this work introduces a cryogenic readout circuit directly wire-bonded to the SNSPD and using a high-impedance input to maximize the quality of the detector signal, thus relaxing the requirement of the cascaded amplifier and reducing its power consumption. An active quenching circuit is then adopted to ensure a reliable reset after the latching of the detector induced by such high input impedance. Implemented in 40-nm CMOS with an active area of <0.14 mm2, the system achieves competitive performance at 0.1 K, delivering low timing jitter (<40 ps), high speed (dead time of ≈5 ns), and dark count rates (DCRs) below 1 Hz, while achieving a 5× reduction in power consumption (down to 20 μW) with respect to the cryogenic-readout state-of-the-art. Its ultralow-power operation and compact footprint make the proposed solution well-suited for integration within large-scale quantum-computing architectures.
This paper presents a scalable cryogenic readout solution for Superconducting Nanowire Single-Photon Detectors (SNSPDs) tailored for the readout of color-center-based qubits. The readout circuit, wire-bonded directly to the SNSPD, utilizes high input impedance to boost the signal amplitude, hence reducing the power consumption, and active quenching to prevent the latching induced by the high impedance. Fabricated in 40-nm CMOS in a 0.14-mm 2 active area, the proposed system demonstrates competitive performance at 0.1 K, featuring low jitter [<60 ps Full Width at Half Maximum (FWHM)], high speed (dead time ≈ 5 ns) and low dark count rate (<1 Hz), while dissipating only 20 μ W. Such an ultra-low power and compact area enables the readout integration within a large-scale colorcenter quantum computer.
This article presents a sub-7-GHz receiver (RX) for the fifth-generation (5G) local area base station applications. A Rauch transimpedance amplifier (TIA) with a third-order high-pass impedance in its feedback is adopted to enhance RX selectivity and provide higher loop gain (LG) at the bandwidth edge, improving in-band linearity for high-bandwidth applications. An N-path notch filter, sharing switches with down-converting passive mixers, is incorporated in the low-noise transconductance amplifier (LNTA) to enhance out-of-band linearity without limiting the RX’s operating frequency. Additionally, a frequency-dependent negative capacitance is realized at the LNTA input by exploiting the bandpass characteristic of the TIA input impedance, which helps achieve a flat in-band response, extend the RX bandwidth, and improve front-end filtering roll-off. Fabricated in 40-nm CMOS technology, the RX occupies a 1.3-mm2 area, operates from 0.4 to 7.3 GHz, and consumes 105–195 mW from a 1.3-V supply. It achieves a third-order output third-order intercept point (OIP3) of 27–38 dBm over a 300-MHz channel bandwidth and a noise figure (NF) of 3.2–5.8 dB across its operating range. With its high linearity, low NF, and enhanced selectivity, the RX satisfies 3GPP standard requirements for reference sensitivity, in-band blocking, close-in blocking, and far-out blocking.
DC-Readout of Semiconductor Spin Qubits
Opportunities and Limits
This paper proposes two fully passive techniques to reduce the supply sensitivity of an LC oscillator. An RC low-pass filter is employed to reduce the supply sensitivity of coarse-tuning switched capacitors stemming from code-dependent parasitic capacitance. To cancel the remaining supply sensitivity, the supply variations are scaled and coupled to polarity-switchable varactor pairs, which are introduced in the resonator to provide a frequency tuning gain that is reverse to the supply sensitivity. A programmable capacitive divider is used to scale the supply variations by a proper ratio. The proposed techniques are applied in a 5.83-6.99 GHz class-B LC oscillator. Prototyped in 65-nm CMOS, the oscillator occupies 0.24 mm 2 and consumes 6.8 mW from 1 V. With supply perturbations in the 0.1-50 MHz frequency range, the measured reduction of the supply sensitivity is 20-46.2 dB, which is the highest reported over a wide frequency range. Benefiting from the fully passive implementation, the proposed techniques do not consume extra power or degrade the phase noise.
Quantum computers require large-scale error correction codes to circumvent the limited fidelity of physical qubits. However, current error decoders are either not scalable to practical code sizes or cannot meet the strict real-time decoding requirements. This work presents a novel decoder for stabilizer error correction codes that exploits hyperdimensional computing to offer an efficient hardware implementation for large-scale codes, thus achieving low latency and high throughput. Next to a universal approach for generating the necessary hypervectors, an efficient method specific to surface codes is devised. In this very first implementation, the proposed decoder outclasses popular graph-based decoders for small surface codes with depolarizing noise and efficiently scales to large codes, thus representing both a suitable solution for near-term real-time error correction and a promising alternative for future large-scale codes.
The rapidly growing number of qubits in semiconductor quantum computers requires a scalable control interface, including the efficient generation of dc bias voltages for gate electrodes. To avoid unrealistically complex wiring between any room-temperature electronics and the cryogenic qubits, this article presents an integrated cryogenic solution for the bias-voltage generation and distribution for large-scale semiconductor spin-qubit quantum processors. A dedicated cryogenic CMOS (cryo-CMOS) demultiplexer and a cryo-CMOS dc digital-to-analog converter (DAC) have been developed in a 22-nm fin field-effect transistor process to control a codeveloped 2-D array designed with 648 single-hole transistors. Thanks to the dissipation below 120 µ W, the whole system operates at temperatures below 70 mK in a custom-built electrical/mechanical infrastructure embedded in a standard single-pulse-tube dilution refrigerator. The bias voltages generated by the cryo-CMOS DAC are demultiplexed to sample-and-hold structures, allowing to store 96 unique bias voltages over a 3 V range with a voltage drift between 60 µ V / s and 18 mV/s. This work demonstrates a tight integration at mK temperatures of cryo-CMOS bias generation and distribution with a dedicated large-scale quantum device. This showcases how this approach simplifies the wiring to the electronics, thus facilitating the scaling up of quantum processors toward the large number of qubits required for a practical quantum computer.
Addressing the advancement toward large-scale quantum computers, this article presents the first four-level pulse amplitude modulation (PAM4) wireline transmitter (TX) operating at cryogenic temperatures (CTs). With quantum computers scaling up toward thousands of quantum bits (qubits), but having too limited fidelity for robust operation, continuous rounds of quantum error correction (QEC) are necessary. However, QEC requires a large amount of data to be transferred from a cryogenic controller at 4 K to a classical processor at room temperature (RT). To bridge the gap, a high-speed data link between the quantum processor at CT and the classical counterpart at RT is needed. The proposed PAM4 TX architecture integrates a low-power 64:4 serializer structure, a high-speed 4:1 current-mode logic (CML) multiplexer, and a linear 6-bit digital-to-analog converter (DAC). Considering the challenges and benefits of CMOS operating at CTs, the TX architecture and circuitry are designed to exploit the maximum speed, while maintaining sufficient linearity. The fabricated 40-nm CMOS chip achieves a data rate of 40-Gb/s (36-Gb/s), an energy efficiency of 2.46 pJ/b (2.47 pJ/b), and 97.8% (96.6%) ratio of level mismatch (RLM) at CT (RT). While demonstrating an energy efficiency comparable to prior-art TXs in more advanced CMOS nodes at RT, the broad operating temperature of the proposed TX enables the required high-speed wireline link for large-scale quantum computers.
Continuous rounds of quantum error correction (QEC) are essential to achieve faulttolerant quantum computers (QCs). In each QEC cycle, thousands of ancilla quantum bits (qubits) must be read out faster than the qubits' decoherence time (<<T2∗~120μs for spin qubits). To address this urgent need, several CMOS receivers operating at cryogenic temperatures (cryo-CMOS RXs) have recently been introduced for gate-based [1] and RF reflectometry [2] readout of spin qubits, as well as transmons' dispersive readout [3]. However, they have a few shortcomings. First, due to the temperatureindependent shot noise of transistors in nanometer CMOS technology [4], their measured noise temperature (TN) is limited to 40K, thus degrading qubit readout fidelity. Second, due to their large TN, prior art showed either only the electrical performance of their chips by applying a relatively large (i.e., -85dBm [2]) modulated signal directly to the RX input [2,3] or offered limited qubit measurements by exploiting a HEMT amplifier prior to the RX [1]. Those issues hinder future monolithic integration between solid-state qubits and readout electronics. This work advances the prior art by (1) introducing a wideband passive amplification circuit at the RX front-end to minimize the shot noise contribution of the active devices, lowering prior art TN by ~2.7x; (2) demonstrating the RX performance in an RF-reflectometry qubit readout scheme without using off-the-shelf LNA prior to the RX.
This paper presents an extensive characterization of the low-frequency noise (LFN) at room temperature (RT) and cryogenic temperature (4.2 K) of 40-nm bulk-CMOS transistors. The noise is measured over a wide range of bias conditions and geometries to generate a comprehensive overview of LFN in this technology. While the RT results are in-line with the literature and the foundry models, the cryogenic behavior diverges in many aspects. These deviations include changes with respect to RT in magnitude and bias dependence that are conditional on transistor type and geometry, and even an additional systematic Lorentzian feature that is common among individual devices. Furthermore, we find the scaling of the average LFN with the area and its variability to be similar between RT and 4.2 K, with the cryogenic scaling reported systematically for the first time. The findings suggest that, as no consistent decrease of LFN at lower temperatures is observed while the white noise is reduced, the impact of LFN for precision analog design at cryogenic temperatures gains a more predominant role.
In semiconductor spin quantum bits (qubits), the radio-frequency (RF) gate-based readout is a promising solution for future large-scale integration, as it allows for a fast, frequency-multiplexed readout architecture, enabling multiple qubits to be read out simultaneously. This article introduces a theoretical framework to evaluate the effect of various parameters, such as the readout probe power, readout chain's noise performance, and integration time on the intrinsic readout signal-to-noise ratio, and thus readout fidelity of RF gate-based readout systems. By analyzing the underlying physics of spin qubits during readout, this work proposes a qubit readout model that takes into account the qubit's quantum mechanical properties, providing a way to evaluate the tradeoffs among the aforementioned parameters. The validity of the proposed model is evaluated by comparing the simulation and experimental results. The proposed analytical approach, the developed model, and the experimental results enable designers to optimize the entire readout chain effectively, thus leading to a faster, lower power readout system with integrated cryogenic electronics.