Cryo-CMOS Voltage References for the Ultrawide Temperature Range From 300 K Down to 4.2 K

Journal Article (2024)
Authors

J. van Staveren (TU Delft - QuTech Advanced Research Centre, QCD/Sebastiano Lab)

P.M. Padalia (OLD QCD/Charbon Lab, TU Delft - QuTech Advanced Research Centre)

Edoardo Charbon (QCD/Sebastiano Lab, EPFL Switzerland, Kavli institute of nanoscience Delft)

Carmina García Almudever (QCD/Sebastiano Lab, TU Delft - QuTech Advanced Research Centre)

G. Scappucci (TU Delft - QCD/Scappucci Lab, TU Delft - QuTech Advanced Research Centre, Kavli institute of nanoscience Delft)

Masoud Babaie (TU Delft - QuTech Advanced Research Centre, TU Delft - Electronics)

F Sebastiano (TU Delft - QuTech Advanced Research Centre, TU Delft - Quantum Circuit Architectures and Technology)

Affiliation
QCD/Sebastiano Lab
To reference this document use:
https://doi.org/10.1109/JSSC.2024.3378768
More Info
expand_more
Publication Year
2024
Language
English
Affiliation
QCD/Sebastiano Lab
Issue number
9
Volume number
59
Pages (from-to)
2884-2894
DOI:
https://doi.org/10.1109/JSSC.2024.3378768
Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Abstract

This article presents a family of sub-1-V, fully-CMOS voltage references adopting MOS devices in weak inversion to achieve continuous operation from room temperature (RT) down to cryogenic temperatures. Their accuracy limitations due to curvature, body effect, and mismatch are investigated and experimentally validated. Implemented in 40-nm CMOS, the references show a line regulation better than 2.7%/V from a supply as low as 0.99 V. By applying dynamic element matching (DEM) techniques, a spread of 1.2% (3σ ) from 4.2 to 300 K can be achieved, resulting in a temperature coefficient (TC) of 111 ppm/K. As the first significant statistical characterization extending down to cryogenic temperatures, the results demonstrate the ability of the proposed architectures to work under cryogenic harsh environments, such as space- and quantum-computing applications.