Characterization and modeling of mismatch in Cryo-CMOS
P. A. Hart (TU Delft - OLD QCD/Charbon Lab)
M Babaie (TU Delft - Electronics)
Edoardo Charbon-Iwasaki-Charbon (École Polytechnique Fédérale de Lausanne)
Andrei Vladimirescu (Institut Supérieur d’Electronique de Paris,, University of California, TU Delft - OLD QCD/Charbon Lab)
Fabio Sebastiano (TU Delft - (OLD)Applied Quantum Architectures)
More Info
expand_more
Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.
Abstract
This paper presents a device matching study of a commercial 40-nm bulk CMOS technology operated at cryogenic temperatures. Transistor pairs and linear arrays, optimized for device matching, were characterized over the temperature range from 300 K down to 4.2 K. The device parameters relevant for mismatch, i.e., the threshold voltage and the current factor, were extracted, from which the change in both absolute value and variability as a function of temperature and device size were investigated. It is shown that the Pelgrom scaling law is valid also at 4.2 K and that the simplified Croon model is able to accurately predict drain-current mismatch from moderate to strong inversion over the entire temperature range. Additionally, the characterization of linear device arrays shows exacerbated edge-effects at extremely low temperatures, thus requiring the addition of dummy devices at the array boundary. The result of this study is the first model capable of predicting mismatch over a wide range of operating regions and temperatures.
help_outline