PetaOps/W edge-AI μ Processors
Myth or reality?
Manil Dev Gomony (Eindhoven University of Technology)
Floran de Putter (Eindhoven University of Technology)
Anteneh Gebregiorgis (TU Delft - Computer Engineering)
Gianna Paulin (ETH Zürich)
Linyan Mei (Katholieke Universiteit Leuven)
Vikram Jain (Katholieke Universiteit Leuven)
Said Hamdioui (TU Delft - Quantum & Computer Engineering)
Rajendra Bishnoi (TU Delft - Computer Engineering)
Victor Sanchez (Eindhoven University of Technology)
undefined More Authors (External organisation)
More Info
expand_more
Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.
Abstract
With the rise of deep learning (DL), our world braces for artificial intelligence (AI) in every edge device, creating an urgent need for edge-AI SoCs. This SoC hardware needs to support high throughput, reliable and secure AI processing at ultra-low power (ULP), with a very short time to market. With its strong legacy in edge solutions and open processing platforms, the EU is well-positioned to become a leader in this SoC market. However, this requires AI edge processing to become at least 100 times more energy-efficient, while offering sufficient flexibility and scalability to deal with AI as a fast-moving target. Since the design space of these complex SoCs is huge, advanced tooling is needed to make their design tractable. The CONVOLVE project (currently in Inital stage) addresses these roadblocks. It takes a holistic approach with innovations at all levels of the design hierarchy. Starting with an overview of SOTA DL processing support and our project methodology, this paper presents 8 important design choices largely impacting the energy efficiency and flexibility of DL hardware. Finding good solutions is key to making smart-edge computing a reality.