2 records found
1
Logical effort based design exploration of 64-bit adders using a mixed dynamic-CMOS/Threshold-logic approach
State-of-the-art in CMOS threshold-logic VSLI gate implementations and applications