CIM-based Robust Logic Accelerator using 28 nm STT-MRAM Characterization Chip Tape-out
Abhairaj Singh (TU Delft - Computer Engineering)
Mahdi Zahedi (TU Delft - Computer Engineering)
Taha Shahroodi (TU Delft - Computer Engineering)
Mohit Gupta (IMEC-Solliance)
Anteneh Gebregiorgis (TU Delft - Computer Engineering)
Manu Komalan (IMEC-Solliance)
Rajiv Joshi (IBM Thomas J. Watson Research Centre)
F Catthoor (IMEC-Solliance)
R. Bishnoi (TU Delft - Computer Engineering)
S Hamdioui (TU Delft - Quantum & Computer Engineering)
More Info
expand_more
Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.
Abstract
Spin-transfer torque magnetic random access memory (STT-MRAM) based computation-in-memory (CIM) architectures have shown great prospects for an energy-efficient computing. However, device variations and non-idealities narrow down the sensing margin that severely impacts the computing accuracy. In this work, we propose an adaptive referencing mechanism to improve the sensing margin of a CIM architecture for boolean binary logic (BBL) operations. We generate reference signals using multiple STT-MRAM devices and place them strategically into the array such that these signals can address the variations and trace the wire parasitics effectively. We have demonstrated this behavior using an STT-MRAM model, which is calibrated using 1Mbit characterized array. Results show that our proposed architecture for binary neural networks (BNN) achieves up to 17.8 TOPS/W on the MNIST dataset and 130× performance improvement for the text encryption compared to the software implementation on Intel Haswell processor.