On-chip output stage design for a continuous class-F power amplifier

None, None; None, None; None, None; None, None; None, None

On-chip output stage design for a continuous class-F power amplifier

Conference Paper (2021)

Author(s)

Anil Kumar Kumaran (TU Delft - Electronics)

Masoud Pashaeifar (TU Delft - Electronics)

Marco D'Avino (Catena)

Leo C.N. de Vreede (TU Delft - Electronics)

Morteza S. Alavi (TU Delft - Electronics)

Research Group

Electronics

Common-mode analysis Continuous class F (CCF) Differential-mode analysis Harmonic termination Output matching network Power amplifier (PA)

DOI related publication

https://doi.org/10.1109/ISCAS51556.2021.9401788 Final published version

To reference this document use

https://resolver.tudelft.nl/uuid:31978174-0bf1-4206-a471-7432b530aad8

More Info

expand_more

Publication Year

2021

Language

English

Research Group

Electronics

Article number

9401788

ISBN (electronic)

978-1-7281-9201-7

Event

53rd IEEE International Symposium on Circuits and Systems, ISCAS 2021 (2021-05-22 - 2021-05-28), Virtual at Daegu, Korea, Republic of

Downloads counter

362

Collections

Institutional Repository

Abstract

Continuous Class F (CCF) power amplifiers (PAs) overcome Class-F PA's disadvantage of narrow bandwidth by relaxing the short-circuit requirement at the 2^nd harmonic while still maintaining 90.7% peak efficiency over the band of interest. This paper proposes four different CCF output networks, with their design procedure, suitable for on-chip implementation in the 2.1-2.7GHz band. The output stage with 2^nd harmonic trap and no RF choke is favoured due to its flat real impedance, low fundamental reactance, and compact layout. Using a 40nm CMOS process, a passive efficiency of 68% at 2.4GHz for this structure is in reach.