AFSRAM-CIM: Adder Free SRAM-Based Digital Computation-in-Memory for BNN

Conference Paper (2024)
Author(s)

A.E. Arrassi (TU Delft - Computer Engineering)

Mohammad Amin Yaldagard (TU Delft - Computer Engineering)

Xingjian Tao (Eindhoven University of Technology)

Taha Shahroodi (TU Delft - Computer Engineering)

Fouwad Jamil Mir (TU Delft - Computer Engineering)

Yashvardhan Biyani (TU Delft - Computer Engineering)

Manil Dev Gomony (Eindhoven University of Technology)

Anteneh Gebregiorgis (TU Delft - Computer Engineering)

Rajiv V. Joshi (IBM Thomas J. Watson Research Centre)

Said Hamdioui (TU Delft - Computer Engineering)

Research Group
Computer Engineering
DOI related publication
https://doi.org/10.1109/vlsi-soc62099.2024.10767789
More Info
expand_more
Publication Year
2024
Language
English
Research Group
Computer Engineering
ISBN (print)
979-8-3315-3968-9
ISBN (electronic)
979-8-3315-3967-2
Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Abstract

Binary Neural Networks (BNNs) have demonstrated significant advantages in reducing computation and memory costs, all while maintaining acceptable accuracy on various image detection tasks. Thus, BNNs have the potential to support practical cognitive tasks on resource-constrained platforms, such as edge computing devices. To realize this, SRAM-based digital Computation-in-Memory (CIM) has gained growing attention as it overcomes the analog CIM architecture bottlenecks such as limited computing accuracy due to process variation, non-linearity, power and area-hungry Analog-to-Digital Converters (ADCs), etc. However, digital CIM architectures are highly dominated by power-hungry adder-trees, which can nullify the benefits of SRAM-based digital CIM. To address this issue, this paper proposes an adder free SRAM-based digital CIM, AFSRAM-CIM, for BNN acceleration. The proposed CIM architecture utilizes a multi-functional 10-T SRAM cell-based crossbar array and a new energy-efficient approach to perform the popcount operation. Simulation results using the MNIST dataset show that the proposed architecture maintains the state-of-the-art inference accuracy of 99.21% with only 11.86 fJ energy per operation. Moreover, AFSRAM-CIM achieves over 3× energy and ≈17× area savings when compared to the conventional digital CIM approaches.

Files

AFSRAM-CIM_Adder_Free_SRAM-Bas... (pdf)
(pdf | 5.37 Mb)
- Embargo expired in 03-06-2025
License info not available