A Pitch-Matched Front-End ASIC With Integrated Subarray Beamforming ADC for Miniature 3-D Ultrasound Probes

Journal Article (2018)
Author(s)

C. Chen (Butterfly Network Inc., TU Delft - Electronic Instrumentation)

Z. Chen (TU Delft - Electronic Instrumentation)

Deep Bera (Erasmus MC, Philips India Limited)

E.C. Noothout (ImPhys/Acoustical Wavefield Imaging )

Z.Y. Chang (TU Delft - Electronic Instrumentation)

M. Tan (TU Delft - Electronic Instrumentation)

H.J. Vos (Erasmus MC, ImPhys/Acoustical Wavefield Imaging )

Johan G. Bosch (Erasmus MC)

M.D. Verweij (Erasmus MC, ImPhys/Acoustical Wavefield Imaging )

N. de Jong (ImPhys/Acoustical Wavefield Imaging , Erasmus MC)

M.A.P. Pertijs (TU Delft - Electronic Instrumentation)

Research Group
Electronic Instrumentation
Copyright
© 2018 C. Chen, Z. Chen, Deep Bera, E.C. Noothout, Z.Y. Chang, M. Tan, H.J. Vos, Johan G. Bosch, M.D. Verweij, N. de Jong, M.A.P. Pertijs
DOI related publication
https://doi.org/10.1109/JSSC.2018.2864295
More Info
expand_more
Publication Year
2018
Language
English
Copyright
© 2018 C. Chen, Z. Chen, Deep Bera, E.C. Noothout, Z.Y. Chang, M. Tan, H.J. Vos, Johan G. Bosch, M.D. Verweij, N. de Jong, M.A.P. Pertijs
Research Group
Electronic Instrumentation
Bibliographical Note
Accepted Author Manuscript@en
Issue number
11
Volume number
53
Pages (from-to)
3050-3064
Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Abstract

This paper presents a front-end application-specified integrated circuit (ASIC) integrated with a 2-D PZT matrix transducer that enables in-probe digitization with acceptable power dissipation for the next-generation endoscopic and catheter-based 3-D ultrasound imaging systems. To achieve power-efficient massively parallel analog-to-digital conversion (ADC) in a 2-D array, a 10-bit 30 MS/s beamforming ADC that merges the subarray beamforming and digitization functions in the charge domain is proposed. It eliminates the need for costly intermediate buffers, thus significantly reducing both power consumption and silicon area. Self-calibrated charge references are implemented in each subarray to further optimize the system-level power efficiency. High-speed datalinks are employed in combination with the subarray beamforming scheme to realize a 36-fold channel-count reduction and an aggregate output data rate of 6 Gb/s for a prototype receive array of 24 x 6 elements. The ASIC achieves a record power efficiency of 0.91 mW/element during receive. Its functionality has been demonstrated in both electrical and acoustic imaging experiments.

Files

08454886.pdf
(pdf | 5.41 Mb)
License info not available