A DFT Scheme to Improve Coverage of Hard-to-Detect Faults in FinFET SRAMs
Guilherme Cardoso Cardoso Medeiros (TU Delft - Computer Engineering)
Cemil Cem Gursoy (Tallinn University of Technology)
L. Wu (TU Delft - Computer Engineering)
Moritz Fieback (TU Delft - Computer Engineering)
M. Jenihhin (Tallinn University of Technology)
M Taouil (TU Delft - Computer Engineering)
S Hamdioui (TU Delft - Quantum & Computer Engineering)
More Info
expand_more
Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.
Abstract
Manufacturing defects can cause faults in FinFET SRAMs. Of them, easy-to-detect (ETD) faults always cause incorrect behavior, and therefore are easily detected by applying sequences of write and read operations. However, hard-to-detect (HTD) faults may not cause incorrect behavior, only parametric deviations. Detection of these faults is of major importance as they may lead to test escapes. This paper proposes a new design-for-testability (DFT) scheme for FinFET SRAMs to detect such faults by creating a mismatch in the sense amplifier (SA). This mismatch, combined with the defect in the cell, will incorrectly bias the SA and cause incorrect read outputs. Furthermore, post-silicon calibration schemes can be used to avoid over-testing or test escapes caused by process variation effects. Compared to the state of the art, this scheme introduces negligible overheads in area and test time while it significantly improves fault coverage and reduces the number of test escapes.