DFT Scheme for Hard-to-Detect Faults in FinFET SRAMs
Guilherme Cardoso Medeiros (TU Delft - Computer Engineering)
Mottaqiallah Taouil (TU Delft - Computer Engineering)
Moritz Fieback (TU Delft - Computer Engineering)
L. M. Bolzani Poehls (Pontifical Catholic University of Rio Grande do Sul)
Said Hamdioui (TU Delft - Quantum & Computer Engineering)
More Info
expand_more
Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.
Abstract
Hard-to-detect faults such as weak and random faults in FinFET SRAMs represent an important challenge for manufacturing testing in scaled technologies, as they may lead to test escapes. This paper proposes a Design-for-Testability (DFT) scheme able to detect such faults by monitoring the bitline swing of FinFET memories. Using only five operations per cell, we are able to detect defects that cause deterministic, random, and weak faults. Compared to the state of the art, this leads to an improved detection capability at reduced area overhead.