A 40.68-MHz Fully-Integrated Voltage/Current-Mode Dual-Output PMU for Wireless Neural Implants

Journal Article (2025)
Author(s)

Yi-han Ou-yang (Student TU Delft)

Ronald Wijermars (TU Delft - Bio-Electronics)

Pyungwoo Yeon (Meta Reality Labs)

Tianqi Lu (TU Delft - Electronic Instrumentation)

Amin Arbabian (Stanford University)

Wouter A. Serdijn (TU Delft - Bio-Electronics)

Sijun Du (TU Delft - Electronic Instrumentation)

Dante G. Muratore (TU Delft - Bio-Electronics)

DOI related publication
https://doi.org/10.1109/TBCAS.2025.3591228 Final published version
More Info
expand_more
Publication Year
2025
Language
English
Journal title
IEEE transactions on biomedical circuits and systems
Issue number
1
Volume number
20
Pages (from-to)
41-56
Downloads counter
26
Reuse Rights

Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.

Abstract

This paper presents a fully-integrated single-input dual-output power management unit operating both in volt age/current modes for powering mm-scale wireless neural im plants. The chip operates in voltage mode most of the time, using an active full-wave rectifier to regulate a low-voltage, high load output with high power efficiency and low output ripple (<32 mVpp). It switches to current mode rectification when gen erating a high-voltage, low-load output. This dual-mode operation allows for flexible power distribution and configurable voltage ratios between the two outputs. The selected 40.68 MHz operating frequency reduces the required capacitances for input impedance matching and output filtering, enabling on-chip integration; the only external component is the receiver coil. A novel resonance breakup switch compatible with full-wave rectification ensures a smooth cold start-up of the chip without any external voltage supply. The chip was fabricated using 40-nm CMOS technology with an active area of 1.18 mm2 and was tested in a wireless power link. Measurement results demonstrate that the chip can simultaneously regulate two outputs, VLV = 1 V and VHV = 2 V, with a tested maximum output power of 10 mW and 32.6 µW on VLV and VHV, respectively. At the optimal output power condition (PLV = 4.4∼6.7 mW), the system achieves a peak power conversion efficiency of 85.87% and a peak end-to-end efficiency of 17.32% when regulating VLV. The end-to-end efficiency drops by only 2.38% when regulating both outputs with RLV = 225 Ω and RHV = 400 kΩ.

Files

A_40.68-MHz_Fully-Integrated_V... (pdf)
(pdf | 4.4 Mb)
- Embargo expired in 18-02-2026
Taverne