Characterization and Test of Intermittent Over RESET in RRAMs
Hanzhi Xun (TU Delft - Computer Engineering)
Moritz Fieback (TU Delft - Computer Engineering)
Sicong Yuan (TU Delft - Computer Engineering)
Hassen Aziza (Aix Marseille Université)
Mathijs Heidekamp (Student TU Delft)
Thiago Copetti (RWTH Aachen University)
Leticia Bolzani Poehls (RWTH Aachen University)
Mottaqiallah Taouil (TU Delft - Computer Engineering, CognitiveIC)
Said Hamdioui (TU Delft - Computer Engineering, CognitiveIC)
More Info
expand_more
Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.
Abstract
Resistive Random Access Memories (RRAMs) are being commercialized with significant investment from several semiconductor companies. In order to provide efficient and high-quality test solutions to push high-volume production, a comprehensive understanding of manufacturing defects is significantly required. This paper identifies and characterizes the over-RESET phenomenon based on silicon measurements. In our case study, 30% cycles suffered from intermittent extremely high resistance state exceeding the high resistance state criteria. The paper shows the limitations of conventional defect modeling based on linear resistors. To address this challenge, the Device-Aware (DA) defect modeling method is applied; a model of the defective RRAM device is developed and calibrated using measurements to accurately describe the impact of the defect on the electrical behavior of the memory device. Afterward, fault analysis is performed based on the DA defect model, and appropriate fault models are introduced; they show that the DA defect model will sensitize deep (extremely high resistance) state faults. Finally, dedicated test solutions for over-RESET devices are proposed.