On-chip integration of Si/SiGe-based quantum dots and switched-capacitor circuits
Y. Xu (TU Delft - QCD/Vandersypen Lab, Kavli institute of nanoscience Delft, TU Delft - QuTech Advanced Research Centre)
F.K. Unseld (TU Delft - QCD/Vandersypen Lab, Kavli institute of nanoscience Delft, TU Delft - QuTech Advanced Research Centre)
Andrea Corna (Kavli institute of nanoscience Delft, TU Delft - QuTech Advanced Research Centre, TU Delft - QCD/Vandersypen Lab)
Anne Marije J. Zwerver (Kavli institute of nanoscience Delft, TU Delft - QCD/Vandersypen Lab)
Amir Sammak (TNO, TU Delft - Business Development)
D. Brousse (TNO, TU Delft - Business Development)
N. Samkharadze (TNO, TU Delft - QCD/Vandersypen Lab, TU Delft - QuTech Advanced Research Centre)
S. V. Amitonov (TU Delft - QuTech Advanced Research Centre, TU Delft - QCD/Vandersypen Lab, Kavli institute of nanoscience Delft)
M. Veldhorst (TU Delft - QCD/Veldhorst Lab, TU Delft - QuTech Advanced Research Centre, Kavli institute of nanoscience Delft)
G. Scappucci (TU Delft - QCD/Scappucci Lab, TU Delft - QuTech Advanced Research Centre, Kavli institute of nanoscience Delft)
R. Ishihara (TU Delft - QID/Ishihara Lab, TU Delft - QuTech Advanced Research Centre, TU Delft - Quantum Integration Technology, Kavli institute of nanoscience Delft)
Lieven Mark Koenraad Vandersypen (Kavli institute of nanoscience Delft, TU Delft - QN/Vandersypen Lab, TU Delft - QuTech Advanced Research Centre)
More Info
expand_more
Other than for strictly personal use, it is not permitted to download, forward or distribute the text or part of it, without the consent of the author(s) and/or copyright holder(s), unless the work is under an open content license such as Creative Commons.
Abstract
Solid-state qubits integrated on semiconductor substrates currently require at least one wire from every qubit to the control electronics, leading to a so-called wiring bottleneck for scaling. Demultiplexing via on-chip circuitry offers an effective strategy to overcome this bottleneck. In the case of gate-defined quantum dot arrays, specific static voltages need to be applied to many gates simultaneously to realize electron confinement. When a charge-locking structure is placed between the quantum device and the demultiplexer, the voltage can be maintained locally. In this study, we implement a switched-capacitor circuit for charge-locking and use it to float the plunger gate of a single quantum dot. Parallel plate capacitors, transistors, and quantum dot devices are monolithically fabricated on a Si/SiGe-based substrate to avoid complex off-chip routing. We experimentally study the effects of the capacitor and transistor size on the voltage accuracy of the floating node. Furthermore, we demonstrate that the electrochemical potential of the quantum dot can follow a 100 Hz pulse signal while the dot is partially floating, which is essential for applying this strategy in qubit experiments.