V. Nougain
Please Note
7 records found
1
Unscheduled event handling capability and swift recovery from transient events are indispensable study areas to ensure reliability in offshore multiterminal high-voltage dc (MT-HVdc) grids. This article focuses on enhancing the reliability of half-bridge modular multilevel converters (HB-MMCs) in MT-HVdc grids by introducing a predictive dc fault ride-through (DC-FRT) recovery controller and fault separation devices. A novel dc protection-informed zonal DC-FRT scheme for HB-MMCs is proposed, incorporating a model predictive planner for optimized control inputs based on local and interstation measurements and converter constraints. A real-time digital simulator environment simulates the approach, which improves lower level control during fault interruption and suppression by utilizing fault detection and location information. In addition, the study examines two control schemes to assess the impact of communication delays in MT-HVdc grids, a critical factor for system stability and reliability during faults. These schemes include a centralized scheme with delays in input and output signals and a decentralized approach focusing on external signal delays. Both are compared against a baseline centralized control with no delays. These approaches explore alternatives for the placement of the proposed controller, considering potential delays in interstation high-speed communication. The findings underscore the significance of the proposed DC-FRT control in reinforcing MT-HVdc systems against faults, which contributes to efficient recovery and grid stability.
With the domination of modular multilevel converters (MMCs) interfaced power grids, especially for transmission of the wind generated energy, the control of such power electronic interfaced grids is of an utmost important for the proper operation and grid stability. This control is very complex due to multivariable intercoupling and plausible nonlinearity. To enhance the grid stability and reduce the total harmonic distortion (THD) of the converter, the paper proposes development of an optimal voltage level-model predictive control (OVL-MPC) for a fast dynamic response, integrated with classical proportional–integral (PI) outer-loop control for robust steady-state performance. This control eliminates the problems of poor steady-state performance of MPC while achieving faster transient response in comparison to the classical proportional integral (PI) dual-loop control. The work proposes OVL-MPC for lower computational burden in comparison to switching state-based MPC, for the inner loop replacing the classical PI inner loop. With the inherent advantages of lower computational burden and superior transient performance, AC current deadbeat controller is used for the modulation in OVL-MPC. To improve the robustness of the control method, the Moore–Penrose pseudo-inversion is applied to address control parameter mismatches, while the Smith predictor compensates for time delays. The designed control algorithm is tested with two real-time simulation platforms, i.e., OPAL-RT and RTDS for thorough power system validation.
The potential of advanced neural networks (NNs) has yet to be explored in the field of HVDC transmission. Implementing such intelligent computational techniques on a real-time digital simulator (RTDS) is challenging due to the need for rapid computation and the risk of overfitting with extensive data generated at tiny time steps. To overcome these limitations, different NN techniques are studied using a supervised and reinforced imitation learning method to mimic the suggested controller with labeled data for real-time applications. Furthermore, the NN component does not necessarily just take a label, and therefore, the authors propose a more advanced approach by incorporating reinforced learning through an error-tracking mechanism into the NN, apart from its loss function. The initial offline processing identifies the best-suited NN technique for online computational feasibility. Both online and offline training methods as well as online adjustments are showcased to provide a robust control solution that is easy to implement. This work deals with developing an intuitive and versatile Toolbox installed on a real-time simulator platform that can integrate complex NN-based control strategies. Extensive simulations on the RTDS platform and experimental investigations of the four terminal HVDC systems validate the interest and viability of the proposed design methodology.
Fault ride-through capability studies of MMC-HVDC connected wind power plants have focused primarily on the DC link and onshore AC grid faults. Offshore AC faults, mainly asymmetrical faults have not gained much attention in the literature despite being included in the future development at national levels in the ENTSO-E HVDC code. The proposed work gives an event-triggered control to stabilize the system once the offshore AC fault has occurred, identified, and isolated. Different types of control actions such as proportional-integral (PI) controller and super-twisted sliding mode control (STSMC) are used to smoothly transition the post-fault system to a new steady state operating point by suppressing the negative sequence control. Initially, the effect of a negative sequence current control scheme on the transient behavior of the power system with a PI controller is discussed in this paper. Further, a non-linear control strategy (STSMC) is proposed which gives quicker convergence of the system post-fault in comparison to PI control action. These post-fault control operations are only triggered in the presence of a fault in the system, i.e., they are event-triggered. The validity of the proposed strategy is demonstrated by simulation on a ±525 kV, three-terminal meshed MMC-HVDC system model in Real Time Digital Simulator (RTDS).
Identifying faulty lines and their accurate location is key for rapidly restoring distribution systems. This will become a greater challenge as the penetration of power electronics increases, and contingencies are seen across larger areas. This paper proposes a single terminal methodology (i.e., no communication involved) that is robust to variations of key parameters (e.g., sampling frequency, system parameters, etc.) and performs particularly well for low resistance faults that constitute the majority of faults in low voltage DC systems. The proposed method uses local measurements to estimate the current caused by the other terminals affected by the contingency. This mimics the strategy followed by double terminal methods that require communications and decouples the accuracy of the methodology from the fault resistance. The algorithm takes consecutive voltage and current samples, including the estimated current of the other terminal, into the analysis. This mathematical methodology results in a better accuracy than other single-terminal approaches found in the literature. The robustness of the proposed strategy against different fault resistances and locations is demonstrated using MATLAB simulations.
Accurately locating the fault helps in the rapid restoration of the isolated line back into the system. This article proposes a novel communication-based multi-terminal method to locate the fault in a radial medium voltage DC (MVDC) microgrid. A time-domain based algorithm is proposed which applies to an MVDC system with different possible combinations of lines and cables. Terminal measurements of voltages and currents, voltages across current limiting reactor (CLR), and node currents are used to propose a flexible online fault location method. Based on the availability of communication and sensors, different terminals can be used to increase the reliability of the proposed fault location method. This method is robust to variations of key implementation parameters like type of faults, fault resistance, fault location, sampling frequency, white Gaussian noise (WGN) in measurement, and different line/cable combinations. Further, the fault location calculation is analyzed with parameter variation. PSCAD/EMTDC based electromagnetic transient simulations are used to validate the performance of the algorithm.